Verifying High-Performance PLLs and SerDes with the AFS Platform at Silicon Creations

Verifying High-Performance PLLs and SerDes with the AFS Platform at Silicon Creations

Sponsored by Mentor Graphics

Silicon Creations supplies high-performance semi-custom analog and mixed-signal designs that can be optimized for each individual application. In this paper you will learn how to use AFS for circuit design signoff for a fractional-N PLL and a SerDes high-speed I/O circuit.


TAGS: White Papers
Hide comments

Comments

  • Allowed HTML tags: <em> <strong> <blockquote> <br> <p>

Plain text

  • No HTML tags allowed.
  • Web page addresses and e-mail addresses turn into links automatically.
  • Lines and paragraphs break automatically.
Publish